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Abstract 
A compact model for the effect of parasitic internal fringe capacitance on threshold voltage 
in high-K gate dielectric SOI MOSFETs is developed. Our model includes the effects of the 
gate dielectric permittivity, spacer oxide permittivity, spacer width, gate length and width of 
MOS structure. A simple expression for parasitic internal fringe capacitance from the bottom 
edge of the gate electrode is obtained and the charges induced in the source and drain regions 
due to this capacitance are considered. We demonstrate an increase in surface potential along 
the channel due to these charges resulting in a decrease in the threshold voltage with increase 
in gate dielectric permittivity. The accuracy of the results obtained using our analytical model 
is verified using 2-D device simulations. 
 
Index Terms: Silicon-on-Insulator MOSFET, High-K gate dielectric, Internal fringe 
capacitance, Threshold voltage, Insulated Gate Field Effect Transistors, Two-dimensional 
modeling 
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1. Introduction 
The gate oxide thickness in modern small geometry MOSFETs is approaching the 
tunneling limit for electrons, resulting in an increase in gate leakage current. Scaling the 
effective gate dielectric thickness will require alternative materials, with higher permittivities 
( oxε ) and greater physical thicknesses (a factor of 2SiOox εε ) to prevent direct gate tunneling.  
However, the use of a high-K gate material may result in dielectric thicknesses comparable to 
the device gate length, resulting in increased fringing fields from the gate to the source/drain 
regions compromising the short-channel performance [1,2]. 
    Kamchouchi and Zaky [3] developed a model for the parasitic capacitance associated 
with the bottom edge of the gate electrode in which it is assumed that (i) the dielectric is the 
same throughout and (ii) its thickness (tox) is much less than the gate length (Lg). However, in 
scaled down MOSFETs, the gate dielectric and the spacer oxide have different permittivities. 
In this paper, we develop a simple expression for the internal fringe capacitance ( bottomC ) 
considering different gate and spacer dielectric constants ( spox εε ≠ ) and gate dielectric 
thickness comparable to the gate length. 
 Young [4] developed a model for the surface potential along the channel for SOI 
MOSFETs without considering the effect of the internal fringe capacitance ( bottomC ). In this 
paper, we have demonstrated the effect of bottomC  on the surface potential by considering the 
charges induced on the source and drain regions (due to fringing field lines from the bottom 
of the gate electrode) and the potential developed due to these charges in the channel region. 
 Kumar and Chaudhry [5] and Reddy and Kumar [6] have earlier developed a model 
for the threshold voltage ( thV ) for Dual Material Gate SOI MOSFETs. Using a similar 
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approach, we have developed a model for the threshold voltage for the Single Material Gate 
SOI MOSFETs by including the effect of internal fringe capacitance on threshold voltage, 
which can be easily solved using a few iterations.  This model thus provides an efficient tool 
for design and characterization of high-K gate dielectric SOI MOSFETs including the effects 
of parasitic internal fringe capacitance.  The effects of varying device parameters can easily 
be investigated using the simple models presented in this work.  The model results are 
verified by comparing them with the 2-D simulated results from MEDICI [10]. 
 
2.  Model for internal fringe capacitance ( bottomC )  
 A schematic cross-sectional view of a SOI MOSFET with high-K gate dielectric is 
shown in Fig.1 with the fringing field lines from the bottom of the gate electrode to the drain 
and source regions. For simplicity, we assume circular field lines as shown in Fig.2, similar 
to the approach used in earlier works for the other components of parasitic capacitance 
[7,8,9].  The infinitesimal capacitances in the high-K and spacer regions, respectively, can be 
written as                                                       
            
                                                   and                                                 
where oxε is the permittivity of gate dielectric , spε  is the permittivity of spacer material, W is 
width of MOS structure and tox is the gate dielectric thickness. Since 1dC  and 2dC  are in 
series, the net infinitesimal capacitance can be written as  
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Equation (2) is refined below in order to take care of the imperfect circularity of the fringing 
field lines.  
The model by Kamchouchi and Zaky [3] gives the parasitic capacitance per unit 
length considering the electric field lines fringing from the entire perimeter of the bottom 
edge of the gate electrode as    
                                                                                             
                                                              for          spox εε =   and                                  (3) 
where gL  is gate length. The total fringe capacitance can be obtained by multiplying (3) with 
the perimeter of the bottom edge of the gate electrode [3]. Since we need to account for 
electric field lines fringing from the bottom edge of the gate to either the source or the drain 
region only, the internal fringe capacitance can be written as 
                                                                             for        spox εε =   and                                (4) 
It can be seen that equation (2) reduces to equation (4) in the limit spox εε →  but for a 
constant factor. This difference is arising because of the assumption of the fringing electric 
field lines being circular while deriving equation (2). Thus, equation (2) is multiplied by the 
above factor (0.3/2 = 0.15) to obtain  
                                                                                                                                                
                                                                (5)                          
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The Kamchouchi and Zaky model in equation (4), and hence (5), assumes that the 
separation between the electrodes is very small in comparison to the length of the electrodes. 
This is certainly not the case in short channel high-K dielectric SOI MOSFETs. Hence (5) is 
further modified to represent the true picture.  
The fringing field from the gate to the source/drain regions increases as a function of         
      [1].  This is the effect of increased crowding of field lines in the spacer region for large 
gate dielectric thicknesses, i.e for tox comparable to Lg. Hence, the fringe capacitance in the 
spacer region is more than what has been assumed while deriving (5). To account for this, an 
effective spacer dielectric constant is defined as                                  
                       
                                                                                                                                                 (6) 
                                                                                                                                            
Substituting (6) in place of spε  in (5), we can obtain the final expression for the parasitic 
internal fringe capacitance as                                              
( )
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3. Effect of parasitic internal fringe capacitance on surface potential 
 To include the effect of internal fringe capacitance on surface potential, we assume 
the charge distribution induced in the source and drain regions due to the fringing electric 
field lines as in a uniformly charged plate as shown in Fig. 3 with the charge density σ given 
by                  
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                                                 with                                                        for source region       
                                                                                                                for drain region  
 
where Vbi=(Eg/2)+VT ln(NA/ni)  is the built-in potential across the body-source junction, Eg is 
the silicon bandgap, NA is the body/substrate doping concentration, VT is the thermal voltage, 
ni is the intrinsic carrier concentration, VG  and  VD are the potentials applied to gate and drain 
electrodes respectively, FBV  is the flat band voltage, W is width of the gate and  t is the spacer 
thickness.          
The potential due to this uniform charge distribution is evaluated along the channel at 
the middle of the gate width W as the effect is maximum here. In a MOSFET, field lines 
originating from the bottom of the charged plate only will contribute to the potential in the 
channel and therefore only half the coulomb potential due to these charges is considered. 
Then the potential at a distance ‘x’ from the uniformly charged plate is given by (Fig. 3)              
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where  εSi is the dielectric constant of silicon .  Evaluation of the integral in (8) gives 
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                                                                                                                                           (9)          
Young[4] proposed a model for the surface potential along the channel (x-direction in 
Fig.1) for a fully depleted SOI MOSFET assuming a simple parabolic potential profile in the 
vertical direction ( y-direction  in Fig. 1) as  
                        ( ) ( ) ( ) δλλφ −−+= xBxAxs expexp                                                         (10) 
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εSi is the permittivity of silicon. The parameters A and B are given as 
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In the above analysis, we have assumed the buried oxide thickness to be large and hence 
neglected the corresponding capacitance.  
The surface potential minimum is at  
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δφ −= ABs 2min           
 To obtain the surface potential including the effect of the internal fringe capacitance, 
the potential due to the charges on the source and drain regions as given by (9) is added to 
(10) and the expression for surface potential is modified as                   
             ( ) ( ) ( ) ( )draingsources xLVxVxBxAx || )()(expexp' −++−−+= δλλφ                    (12) 
Here sourcexV |)(  is the potential along the channel due to the charges in the source region, and 
draing xLV |)( −  is the potential along the channel due to the charges in the drain region. 
The minimum of the modified surface potential is given by  
             ( )
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min ||| )()(2 xxxLVxVAB draingsources =−++−=′ δφ                                    (13) 
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4. Effect of parasitic internal fringe capacitance on threshold voltage 
 In [5], Kumar and Chaudhry proposed a model for the threshold voltage of DMG-SOI 
MOSFETs by equating surface potential minimum given by (11) to twice the Fermi potential 
i.e.  
                 Fs φφ 2min =                        where            ( )lnF T A iV N nφ =                                 (14)         
The model in [5] can be modified for Single Material Gate (SMG) SOI MOSFETs as  
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To incorporate the effect of internal fringe capacitance, we modify (14) as   
                                   
                                     Fs φφ 2min =′                                                                                       (16)                   
 
where minsφ′  is as given in (13). Solving (16) results in the same expression for the threshold 
voltage as given in (15) except for a modification in the expression for ‘u ’ given as 
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Since V(x) is dependent on VG (see (9)) and Vth is the value of VG at Fs φφ 2min =′ , the value of 
threshold voltage Vth  can be easily obtained by iteratively solving (15). 
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5. Simulation Results and Discussion 
Figure 4 shows the variation of internal fringe capacitance ( bottomC ) versus gate 
dielectric permittivity evaluated using the proposed model and compared with MEDICI [10] 
simulations for channel lengths of 60 nm and 40 nm. The capacitance bottomC  is extracted 
from MEDICI in the following manner: (i) the gate, source and drain electrode heights are 
made negligible so that the other components of the fringe capacitance that arise due to the 
finite electrode thickness are nullified, and (ii) the total capacitance as seen from the gate 
electrode for this MOSFET structure is extracted using the method of incremental charge due 
to small increment in voltage ( Q V∂ ∂ ). This gives the fringe capacitance plus the MOS gate 
capacitance ( oxC ). Now oxC  is subtracted from the capacitance obtained above to find the 
value of bottomC . There is a difference of about F
18102 −× between our calculated and 
simulated values. The values of the ideal MOS gate capacitance Cox = (εox/tox)LgW  are 10-15 
F for Lg = 60 nm and 7×10-16 F for Lg  = 40 nm .  It can be seen in the figure that the parasitic 
fringe capacitance increases with increasing gate dielectric permittivity. This is because the 
physical gate dielectric thickness increases as gate dielectric permittivity increases (by a 
factor of 
2SiOox
εε ) for the same EOT. This results in an increase in the fringing electric field 
lines from the bottom of the gate electrode to the source and drain regions.  
In Figure 5, the values of surface potential with and without the effect of parasitic 
fringe capacitance are plotted against the horizontal distance x in the channel for gate 
dielectric permittivity of 60. It is evident in the figure that the surface potential increases due 
to the effect of fringe capacitance resulting in an increase of minimum surface potential. Also 
it can be seen that the effect of this potential is maximum roughly at the point of minimum 
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surface potential and hence one would expect a significant effect of bottomC  on the threshold 
voltage. 
To verify the proposed model, the 2-D device simulator MEDICI [10] was used to 
simulate the threshold voltage. A fully depleted (FD) n-channel SOI structure is implemented 
in MEDICI having uniformly doped source/drain and body regions. This structure is 
simulated both with and without gate-source/drain overlap.   
In Figure 6, the calculated values of threshold voltage as a function of gate dielectric 
permittivity are compared with those obtained from 2-D simulation. As can be seen from the 
figure, the threshold voltage obtained from the model tracks the simulation values well with a 
maximum offset of about 15 mV. The model gives good agreement with simulation even for 
the case of gate–S/D overlap. It is evident that the threshold voltage decreases with 
increasing oxε . This is because of the increase in surface potential as a result of the charges 
induced in the drain and source regions due to fringing field lines from the bottom of the gate 
electrode. This results in an early onset of inversion ( Fs φφ 2min = ) in the channel and hence a 
lower threshold voltage. The drop in threshold voltage is as high as about 60-80 mV for 
Lg=40 nm as oxε increases from 3.9 to 80. 
To investigate the significance of Quantum Mechanical effects in the above analysis, 
the simulations were performed by including QM effects also in MEDICI [10]. In Figure 7, 
the threshold voltage obtained with and without QM effects are compared. As is evident from 
the figure, there is a very small and insignificant difference between the two suggesting that 
QM effects can be neglected in threshold voltage calculations. 
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6. Conclusions 
We have examined the effect of the parasitic internal fringe capacitance on the 
threshold voltage of fully depleted high-K SOI MOSFETs by developing a simple model for 
the internal fringe capacitance and obtaining expressions for surface potential and threshold 
voltage including the effect of the internal fringe capacitance. We have compared the results 
with accurate two-dimensional simulations.  The calculated values of the threshold voltage 
obtained from the proposed model agree well with the simulated results. There is a 
significant drop in threshold voltage due to fringing field lines from the bottom edge of the 
gate electrode to the source and drain regions for higher gate dielectric permittivities (i.e. 
higher physical gate dielectric thickness for the same effective oxide thickness). This may 
affect the device characteristics and performance significantly and hence it becomes 
important to recognize this effect especially for high-K gate dielectric SOI MOSFETs. Our 
model can be easily implemented in a circuit simulator to include this effect.  
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Figure Captions 
 
Figure 1 Cross-sectional view of SOI MOSFET showing internal parasitic fringe 
capacitance. 
Figure 2 Fringing field from the bottom of gate electrode to drain (or source). 
Figure 3 Potential due to a uniformly charged plate. 
Figure 4 Internal fringe capacitance variation with gate oxide permittivity for  
(a) Lg = 60 nm, (b) Lg = 40 nm. Gate width W is fixed at 1 µm, EOT = 2.0 nm, 
εsp = 3.9. 
Figure 5 Calculated surface potential variation along the channel for εox = 60 with and 
without the effect of fringe capacitance. The parameters used are: VD = 0.05 V, 
VG = 0.02 V, EOT = 2.0 nm, εsp = 3.9, NA = 1x1016 cm-3, W= 1 µm. 
Figure 6 Comparison of the simulated and calculated threshold voltage variation versus 
gate dielectric constant for (a) Without S/D-Gate overlap (b) With S/D-Gate 
overlap.   The parameters used are:  VD = 0.05 V, EOT = 2.0 nm, εsp = 3.9,  
NA = 1x1016 cm-3, W= 1 µm. 
Figure 7 Effect of including Quantum Mechanical effects in simulation. The parameters 
used are: VD = 0.05 V, EOT = 2.0 nm, εsp = 3.9, NA = 1x1016 cm-3, W= 1 µm. 
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Table 1: Device parameters used in the simulation 
 
Parameter Value 
Source/Drain doping 2x1020 cm-3 
Channel doping 1x1016 cm-3 
Effective Oxide Thickness (EOT)* 2.0 nm  
Work Function of gate material 4.5 V  
Silicon film thickness 15 nm 
Spacer oxide thickness 25 nm 
BOX thickness 100 nm 
Substrate Thickness 100 nm 
Gate electrode thickness 25 nm 
Source/drain – Gate overlap 5 nm 
*(Physical oxide thickness = EOT×εox/εSiO2)
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Figure 4(a) 
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Figure 4(b) 
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Figure 6(a) 
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Figure 6(b) 
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